

TITLE OF THE INVENTION

NONLINEAR PROCESS CIRCUIT USED FOR IMAGE PROCESSING

CROSS REFERENCE TO RELATED APPLICATION

5 This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2003-098864 filed on April 2, 2003, the entire contents of which are incorporated herein by reference.

FIELD OF THE INVENTION

10 The present invention relates to a nonlinear process circuit which is used for image processing and which performs a nonlinear process on an input signal.

BACKGROUND OF THE INVENTION

 A γ characteristic is a characteristic relating an input signal value to a display
15 luminance in a display such as a cathode ray tube (CRT), a liquid crystal display (LCD), or the like.

 In general, the luminance L of a CRT varies in proportion to an input signal value E of the CRT raised to the power of γ ($L=KE^\gamma$; K is a constant). Therefore, in order to perform correct half-toning, a signal on which inverse correction for raising a number to the power of
20 $1/\gamma$ has been previously performed needs to be applied to the CRT. This is γ correction.

 In general, for example, as described in Japanese Patent Laid Open (Kokai) No. PH06-245221, in a method of γ correction, a translation table for all input points is stored in a read only memory (ROM). Using this translation table, translation has been performed.

However, since an enormous amount of data of the translation table is stored in a memory such as a ROM, a necessary memory capacity has been increased, and a circuit has been enlarged.

5 To cite another method of γ correction, for example, a nonlinear process can be performed using an approximated γ characteristic (hereinafter referred to as approximate linear γ characteristic) having eight break points as shown in Fig. 1. This method provides the advantage that a memory, such as a ROM, for storing a translation table requiring an enormous capacity becomes unnecessary.

10 The approximate linear γ characteristic as shown in Fig. 1 is divided into eight break point intervals, first to eighth intervals, and is a linear broken line having respective predetermined gradients (a_1 to a_8) in the intervals. For example, when an input signal is denoted by x , multiplication processes are performed as follows: a multiplication process for the first interval is $a_1 \times x_1$, a multiplication process for the second interval is $a_2 \times x_2$, and the like.

15 When a nonlinear signal is inputted, signals resulting from the multiplication processes for the respective intervals are summed, whereby a nonlinearly-processed signal resulting from approximate γ correction is formed.

Fig. 2 is a configuration diagram of a nonlinear process circuit 100 using the approximate linear γ characteristic shown in Fig. 1.

20 The nonlinear process circuit 100 includes a interval decision circuit 102 for determining an inputted nonlinear signal, eight process circuits 103 to 110 for performing respective processes for the intervals, an output signal selection circuit 111 for adding respective signals processed by these eight process circuits 103 to 110, and an approximate linear register circuit 112 for storing the respective gradients and the like for the intervals.

The interval decision circuit 102 is a circuit for detecting to which interval a nonlinear input signal outputted from the nonlinear circuit 101 belongs.

Each of the process circuits 103 to 110 is a circuit for multiplying a nonlinear signal by the gradient of the approximate linear line set in the approximate linear register circuit 112.

The output signal interval circuit 111 is a circuit for performing an addition process on all signals resulting from the multiplication processes performed by the respective process circuits 103 to 110.

The approximate linear register circuit 112 is a circuit for storing set values for signal processing in the respective process circuits 103 to 110.

For example, in the case where a nonlinear signal X_3' is inputted for the approximate linear γ characteristic shown in Fig. 1, the interval decision circuit 102 detects that the inputted nonlinear signal X_3' falls in the third interval.

The first process circuit 103 multiplies the gradient $a_1 = (Y_1 - Y_0)/(X_1 - X_0)$ and input signal data $(X_1 - X_0)$ of the first process circuit 103. Accordingly, the first process circuit 103 outputs a signal $(Y_1 - Y_0)$.

The second process circuit 104 multiplies the gradient $a_2 = (Y_2 - Y_1)/(X_2 - X_1)$ and input signal data $(X_2 - X_1)$ of the second process circuit 104. Accordingly, the second process circuit 104 outputs a signal $(Y_2 - Y_1)$.

The third process circuit 105 multiplies the gradient $a_3 = (Y_3 - Y_2)/(X_3 - X_2)$ and input signal data $(X_3' - X_2)$ of the third process circuit 105. Accordingly, the third process circuit 105 outputs a signal $(X_3' - X_2)/(X_3 - X_2) \times (Y_3 - Y_2)$.

In the fourth to eighth process circuits 106 to 110 other than the above, input signal data is zero. Accordingly, the output signals of the fourth to eighth process circuits 106 to 110 are zero.

Signals processed by these first to eighth process circuits 103 to 110 are added by the output signal interval circuit 111, thus outputting a nonlinearly-processed output signal. The nonlinearly-processed output signal in this case is $(Y3' - Y0)$.

Thus, the nonlinear process circuit 100 does not require a memory such as a ROM.

5 However, process circuits as many as the number of intervals are required. Moreover, the setting of the multiplication process of each process circuit must be individually performed, and the amount of information of set values within the approximate linear register circuit 112 is increased. Therefore, the nonlinear process circuit has been enlarged.

10 SUMMARY OF THE INVENTION

According to one aspect of the present invention, there is provided a nonlinear process circuit configured to perform a nonlinear transformation of a nonlinear input signal, comprising a main circuit configured to form the nonlinear input signal into a first nonlinearly-processed signal using a first function which has an approximate linear
15 characteristic divided into a plurality of intervals; and an assistant circuit configured to form the first nonlinearly-processed signal into a second nonlinearly-processed signal using a second function which has an approximate linear characteristic divided in which each of the intervals into two is divided into two connected line segments.

According to another aspect of the present invention, there is provided a method for
20 performing a nonlinear transformation of a nonlinear input signal, including (a) forming the nonlinear input signal into a first nonlinearly-processed signal using a first function which has an approximate linear characteristic divided into a plurality of intervals; and (b) converting the first nonlinearly-processed signal into a second nonlinearly-processed signal using a second function wherein plural of the intervals have an approximate linear
25 characteristic divided into two interconnected line segments.

According to a further aspect of the present invention, there is provided a computer program product storing instructions which when executed by a computer causes the computer to implement a method for performing a nonlinear transformation of a nonlinear input signal, the method comprising (a) forming the nonlinear input signal into a first nonlinearly-processed signal using a first function which has an approximate linear characteristic divided into a plurality of intervals; and (b) converting the first nonlinearly-processed signal into a second nonlinearly-processed signal using a second function wherein plural of the intervals have an approximate linear characteristic divided into two interconnected line segments.

10

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows an approximate linear γ function for a nonlinear process circuit of a prior art.

Fig. 2 is a circuit diagram of the nonlinear process circuit of the prior art.

15 Fig. 3 is a circuit diagram of a nonlinear process circuit according to a first embodiment of the present invention.

Fig. 4 shows an approximate linear γ function for the nonlinear process circuit shown in Fig. 3.

20 Fig. 5 shows an approximate linear γ function for the nonlinear process circuit in a main circuit.

Fig. 6 shows part of an approximate linear γ function for the nonlinear process circuit in an assistant circuit.

Fig. 7 shows an approximate linear γ function for a nonlinear process circuit according to a second embodiment.

Fig. 8 shows part of an approximate linear γ function for the nonlinear process circuit in an assistant circuit.

DETAILED DESCRIPTION OF THE INVENTION

5 A nonlinear process circuit of embodiments of the present invention is next described with reference to drawings wherein like reference numerals designate the same or corresponding parts throughout the several views.

Fig. 3 is a circuit diagram showing a nonlinear process circuit 1 according to a first embodiment. Fig. 4 shows an approximate linear γ function including eight intervals
10 processed in the nonlinear process circuit 1 shown in Fig. 3. A nonlinear signal (input signal) inputted into a signal input terminal 16 is put on the horizontal axis, and a nonlinearly-processed signal (output signal) outputted from a signal output terminal 18 is put on the vertical axis.

The nonlinear process circuit 1 includes a main circuit 3, an assistant circuit 4, and an
15 approximate linear register circuit 5.

A nonlinear signal outputted from the nonlinear circuit 2 is nonlinearly processed in two steps using the main circuit 3 and the assistant circuit 4. Respective set values of the respective nonlinear processes of the main circuit 3 and the assistant circuit 4 are stored in a main register circuit 6 within the approximate linear register circuit 5 and an assistant register
20 circuit 7 within the assistant circuit 4. The main register circuit 6 and the assistant register circuit 7 include storage circuits such as registers.

The main circuit 3 includes a signal analytic circuit 8 for analyzing an inputted nonlinear signal, four main process circuits 9 to 12 for performing multiplication processes on input signals in a number, e.g., four in the illustrative example shown, divided folded

intervals, and an output signal select circuit 13 for performing an addition process on signals processed by these main process circuits 9 to 12.

The assistant circuit 4 includes an assistant process circuit 14 for finely adjusting a signal processed by the main circuit 3, and the assistant register circuit 7 for storing a correction value in this assistant process circuit 14.

The approximate linear register circuit 5 includes the main register circuit 6 for setting the main circuit 3, and an assistant correction register circuit 15 for storing correction values for setting the assistant circuit 4.

A nonlinear signal outputted from the nonlinear circuit 2 is inputted into the nonlinear process circuit 1 through a signal input terminal 16.

The nonlinear signal inputted into the nonlinear process circuit 1 is inputted into the signal analytic circuit 8. The signal analytic circuit 8 determines which main process circuit out of the four main process circuits, i.e., the first to fourth main process circuits 9 to 12, processes the nonlinear signal. Moreover, from the nonlinear signal, the signal analytic circuit 8 forms to-be-processed signals to be outputted to the respective main process circuits 9 to 12.

Fig. 5 shows an approximate linear γ function (first approximate linear γ function) which is used in the main circuit 3 and which is divided into four folded intervals. That is, this is an approximate linear γ function having first to fourth folded intervals. The number of folded intervals is a half of that of the approximate linear γ characteristic having the eight intervals shown in Fig. 4.

The main process circuits 9 to 12 multiply the gradients of approximation lines in the respective folded intervals and the to-be-processed signals formed by the signal analytic circuit 8.

The gradients in the first to fourth folded intervals are denoted by a_1 , a_2 , a_3 , and a_4 , respectively. In the respective nonlinear processes in the folded intervals, when respective signals inputted into the folded intervals are denoted by x_1 , x_2 , x_3 , and x_4 , multiplication processes are performed in such a manner that $a_1 \times x_1$ in the first folded interval, $a_2 \times x_2$ in the second folded interval, $a_3 \times x_3$ in the third folded interval, and $a_4 \times x_4$ in the fourth folded interval, thus forming respective output signals of the folded intervals.

The respective coefficients of these gradients (a_1 to a_4) are stored in the main register circuit 6 within the approximate linear register circuit 5. The values of these gradients can be inputted from a linear approximation setting terminal 17 to be written on the main register circuit 6.

For example, in the case where a nonlinear signal X_2' is inputted from the nonlinear circuit 2 into the main circuit 3 having the approximate linear γ characteristic shown in Fig. 5, the signal analytic circuit 8 determines that the input signal falls in the second folded interval.

Furthermore, the signal analytic circuit 8 forms to-be-processed signals $x_1 = (X_1 - X_0)$ and $x_2 = (X_2' - X_1)$ from the nonlinear signal. Out of these formed signals, one to-be-processed signal ($X_1 - X_0$) is inputted into the first main process circuit 9, and the other to-be-processed signal ($X_2' - X_1$) is inputted into the second main process circuit 10.

The first main process circuit 9 reads the gradient $a_1 = (Y_1 - Y_0)/(X_1 - X_0)$ for the first main process circuit 9, which is stored in the main register circuit 6. A multiplication process of this gradient a_1 and the to-be-processed signal ($X_1 - X_0$) formed by the signal analytic circuit 8 is performed. That is, the first main process circuit 9 outputs a signal ($Y_1 - Y_0$).

The second main process circuit 10 reads the gradient $a_2 = (Y_2 - Y_1)/(X_2 - X_1)$ for the second main process circuit 10, which is stored in the main register circuit 6. A multiplication process of this gradient a_2 and the to-be-processed signal ($X_2' - X_1$) formed by

the signal analytic circuit 8 is performed. That is, the second main process circuit 10 outputs a signal ($Y2'-Y1$).

The third and fourth main process circuits 11 and 12 other than the above do not process signals. This is because signals inputted into the third and fourth main process circuits 11 and 12 from the signal analytic circuit 8 are zero, i.e., $x_3 = x_4 = 0$.

The output select circuit 13 adds the processed signals ($Y2'-Y0$) resulting from the multiplication processes performed by the first and second main process circuits 9 and 10 to form a first nonlinearly-processed signal.

Next, the assistant circuit 4 performs fine adjustment (sub-correction) on the first nonlinearly-processed signal resulting from the nonlinear process (main correction) based on the rough first approximate linear γ characteristic shown in Fig. 5 in the main circuit 3.

This sub-correction is performed by use of the assistant circuit 4 including the assistant process circuit 14 and the assistant register circuit 7, and the assistant correction register circuit 15 within the approximate linear register circuit 5.

The assistant correction register circuit 15 stores respective maximum gain correction amounts for the folded intervals which the first approximate linear γ characteristic used in the main circuit 3. Since the first approximate linear γ characteristic for the main circuit 3 of the first embodiment has four folded intervals, the number of set values which need to be stored in the assistant correction register circuit 15 is four.

The assistant register circuit 7 reads the maximum gain correction amount of one folded interval, which is stored in the assistant correction register circuit 15, and stores the maximum gain correction amount. As described previously, the signal analytic circuit 8 can analyze the inputted nonlinear signal to determine the folded interval to which this nonlinear signal belongs. The assistant register circuit 7 can read only the corresponding maximum gain correction amount from the assistant correction register circuit 15.

The assistant process circuit 14 is a circuit for finely adjusting the first nonlinearly-processed signal resulting from the main correction performed by the main circuit 3.

An exemplary processing method of the sub-correction in the assistant circuit 4 is described. The description below takes the case where a nonlinear signal X_2' in the second folded interval of the first approximate linear γ characteristic shown in Fig. 5 is inputted into the main circuit 3, as an example.

Fig. 6A shows an approximate linear γ function obtained by enlarging the second folded interval of the approximate linear γ characteristic shown in Fig. 5, i.e., the third and fourth interval of the approximate linear γ characteristic shown in Fig. 4. The straight line segment represented by a dotted line ABC is the first approximate linear γ characteristic used in the aforementioned main circuit 3. The linear broken line segment ADC represented by a solid line is a second approximate linear γ characteristic resulting from the sub-correction performed by the assistant circuit 4.

An exemplary method of forming the second approximate linear γ characteristic is described. The midpoint B $((X_1+X_2)/2, (Y_1+Y_2)/2)$ of the first approximate linear γ characteristic in the second folded interval is set as a subsetting point. To this subsetting point B, the maximum gain correction amount α stored in the assistant register circuit 7 is added. Straight lines are drawn from the points obtained by adding the maximum gain correction amount α to the subsetting point B, to the start point A (X_1, Y_1) and the end point C (X_2, Y_2) of the second folded interval, thus forming the second approximate linear γ characteristic ADC. Therefore, the second approximate linear γ characteristic ADC in the second folded interval is further divided into two intervals at the subsetting point B as a boundary.

In the sub-correction, fine adjustment can be performed by adding a sub-correction amount α' , which is the difference in the γ direction between line segment ADC and line

segment ABC, to the first nonlinearly-processed signal resulting from the process performed by the main circuit 3.

Fig. 6B shows a linear broken line segment ADC representing the sub-correction amount to be added to the first nonlinearly-processed signal in the second folded interval.

5 The horizontal axis represents the input signal, and the vertical axis represents the sub-correction amount. Note that the start point A of the horizontal axis is set to 0, and the end point C thereof is set to $X(=X_2 - X_1)$.

The midpoint B ($X/2, 0$) of the horizontal axis is the subsetting point B shown in Fig. 6A. The sub-correction amount α is the maximum at the subsetting point B, and decreases
10 toward the start point A and end point C of the interval. The maximum gain correction amount α to be added to the subsetting point B is the value read from the assistant register circuit 7. When this maximum gain correction amount is denoted by α , the gradient of line segment AD on the left half of the subsetting point B shown in Fig. 6B ($0 \leq x \leq X/2$) is $2\alpha/X$.

Accordingly, the sub-correction amount α' in the case where the nonlinear signal X_2'
15 is inputted, is $2\alpha/X \times X_2'$. By adding this sub-correction amount α' to the first nonlinearly-processed signal E resulting from the process performed by the main circuit 3, a secondary nonlinearly-processed signal resulting from the fine adjustment performed by the assistant circuit 4 can be obtained. This secondary linearly-processed signal is outputted as the final nonlinearly-processed signal F of the nonlinear process circuit 1 from a signal output terminal
20 18.

Next, a method of calculating the sub-correction amount in the case where a nonlinear signal X_2'' as shown in Fig. 5 is inputted from the nonlinear circuit 2 into the nonlinear process circuit 1, i.e., the sub-correction amount is on the right half of the subsetting point B in Fig. 6B ($X/2 < x \leq X$), is described.

The gradient of line segment DC on the right half ($X/2 < x \leq X$) of the subsetting point B shown in Fig. 6B is $-2\alpha/X$. A point I, being a vertex of a dotted line obtained by extending the straight line DC on the right half shown in Fig. 6B to the left half and the vertical axis, is 2α . When sub-correction is y and input signal is x , the line DC is $y =$

5 $(-2\alpha/X) \cdot (x+2\alpha)$.

Accordingly, the subcorrection amount α' in the case where the nonlinear signal $X2''$ is input, is $(-2\alpha/X) \cdot (X2''+2\alpha)$. By adding this sub-correction amount α' to the first nonlinearly-processed signal G resulting from the process performed by the main circuit 3, a secondary nonlinearly-processed signal resulting from the fine adjustment performed by the

10 assistant circuit 4 can be obtained. The secondary nonlinearly-processed signal H is outputted as the final nonlinearly-processed signal of the nonlinear process circuit 1 from a signal output terminal 18.

Recapitulating the first embodiment, with respect to the first embodiment, in a folded interval, an input signal x can fall within one of two intervals, i.e., the first half (1) of the

15 folded interval or the second half (2) of the folded interval.

In the first half (1) of the folded interval:

$$(1) \quad 0 \leq x \leq \frac{X}{2}$$

$$\text{on } AD : y_1 = \frac{Y+2\alpha}{X} \cdot x \quad (\text{Fig. 6A})$$

$$\text{on } AB : y_2 = \frac{Y}{X} x$$

$$\begin{aligned} \text{on } AD : y &= y_1 - y_2 = \alpha' = \\ &= \frac{2\alpha}{X} x \end{aligned} \quad (\text{Fig. 6B})$$

20

In the second half (2) of the folded interval:

$$(2) \quad \frac{x}{2} < x \leq X$$

$$\begin{aligned} \text{on } DC : y_3 &= \frac{Y-2\alpha}{X}x + 2\alpha \\ \text{on } BC : y_4 &= \frac{Y}{X}x \end{aligned} \quad (\text{Fig. 6A})$$

5

$$\begin{aligned} \text{on } DC : y &= y_3 - y_4 = \alpha'' = \\ &= -\frac{2\alpha}{X}x + 2\alpha \end{aligned} \quad (\text{Fig. 6B})$$

The main circuit 3 has used the relatively rough first approximate linear γ characteristic having four break point intervals as shown in Fig. 3. The assistant circuit 4 divides one break point interval into two intervals at the subsetting point of the break point interval as a boundary. Therefore, the nonlinear process circuit 1 finally performs a nonlinear process based on the approximate linear γ characteristic having eight break point intervals as shown in Fig. 4.

Thus, the number of main process circuits can be reduced to half of that in the prior art by dividing the nonlinear process circuit 1 into the main circuit 3 and the assistant circuit 4. Therefore, the circuit size of the nonlinear process circuit can be reduced. Moreover, since sub-correction can be performed by the assistant circuit, the correction precision of γ correction is not different from that in the prior art.

A circuit diagram of a nonlinear process circuit according to a second embodiment of the present invention is the same as that of the nonlinear process circuit 1 according to the first embodiment shown in Fig. 3. Moreover, Fig. 7 shows an approximate linear γ characteristic of the second embodiment, which includes eight intervals, with a nonlinear

signal (input signal) inputted into a signal input terminal 16 on the horizontal axis and a nonlinearly-processed signal (output signal) outputted from a signal output terminal 18 on the vertical axis.

Similar to the first embodiment, a nonlinear signal outputted from a nonlinear circuit 2 is nonlinearly processed in two steps using main circuit 3 and the assistant circuit 4. Set values of the main circuit 3 are stored in a main register circuit 6 within an approximate linear register circuit 5. Set values of the assistant circuit 4 are stored in a assistant register 7 within the assistant circuit 4. The main register 6 and the assistant register circuits 7 include storage circuits such as registers.

The main circuit 3 includes a signal analytic circuit 8 for analyzing an inputted nonlinear signal, four main process circuits 9 to 12 for performing multiplication on input signals in four divided folded intervals, and an output signal select circuit 13 for performing an addition process on signals processed by these main process circuits 9 to 12.

The assistant circuit 4 includes an assistant process circuit 14 for finely adjusting a signal processed by the main circuit 3, and the assistant register circuit 7 for storing a correction value in this assistant process circuit 14.

The approximate linear register circuit 5 includes the main register circuit 6 for setting the main circuit 3, and an assistant correction register circuit 15 for storing correction values for setting the assistant circuit 4.

A nonlinear signal outputted from the nonlinear circuit 2 is inputted into the nonlinear process circuit 1 through a signal input terminal 16.

The inputted nonlinear signal is inputted into the signal analytic circuit 8. The signal analytic circuit 8 determines which main process circuit out of the four main process circuits, i.e., the first to fourth main process circuits 9 to 12, processes the nonlinear signal.

Moreover, from the nonlinear signal, the signal analytic circuit 8 forms to-be-processed signals to be outputted to the respective main process circuits 9 to 12.

A nonlinear process in the main circuit 3 is the same as that of the first embodiment. The main circuit 3 performs a nonlinear process based on the first approximate linear γ characteristic shown in Fig. 5, which includes first to fourth folded intervals.

Next, the assistant circuit 4 performs fine adjustment (sub-correction) on the nonlinearly-processed signal resulting from the nonlinear process (main correction) based on the rough first approximate linear γ characteristic in the main circuit 3.

The sub-correction is performed using the assistant circuit 4 including the assistant process circuit 14 and the assistant register circuit 7, and the assistant correction register circuit 15 within the approximate linear register circuit 5.

The assistant correction register circuit 15 stores respective maximum gain correction amounts and respective correction value addition directions for the folded intervals which the first approximate linear γ characteristic used in the main circuit 3 has.

The assistant register circuit 7 reads the maximum gain correction amount and correction value addition direction of one folded interval, which are stored in the assistant correction register circuit 15, and stores the maximum gain correction amount and the correction value addition direction. As described previously, the signal analytic circuit 8 can analyze the inputted nonlinear signal to determine the folded interval to which the nonlinear signal belongs. The assistant register circuit 7 can read only the corresponding maximum gain correction amount and correction value addition direction from the assistant correction register circuit 15.

The assistant process circuit 14 is a circuit for finely adjusting the first nonlinearly-processed signal resulting from the main correction performed by the main circuit 3.

An exemplary processing method of the sub-correction in the assistant circuit 4 is described. The description below takes the case where a nonlinear signal X_2' in the second folded interval of the first approximate linear γ characteristic shown in Fig. 7 is inputted into the main circuit 3, as an example.

5 Fig. 8A shows an approximate linear γ function obtained by enlarging the second folded interval of the first approximate linear γ characteristic shown in Fig. 5. The straight line ABC represented by a dotted line is the first approximate linear γ characteristic used in the aforementioned main circuit 3. The linear broken line segment AJC represented by a solid line is a second approximate linear γ characteristic resulting from the sub-correction
10 performed by the assistant circuit 4.

 An exemplary method of forming the second approximate linear γ characteristic is described. The midpoint B $((X_1+X_2)/2, (Y_1+Y_2)/2)$ of the first approximate linear γ characteristic in the second folded interval is set as a subsetting point. To this subsetting point B, the maximum gain correction amount β stored in the assistant register circuit 7 is
15 added in the correction value addition direction stored therein. Straight lines are drawn from the maximum point J, obtained by adding the maximum gain correction amount to the subsetting point B, to the start point A (X_1, Y_1) and to the end point C (X_2, Y_2) of the second folded interval, thus forming the second approximate linear γ characteristic. Therefore, the second approximate linear γ characteristic is further divided into two intervals
20 at the maximum point J at which a correction amount $Y\beta/X$ is added, as a boundary.

 In the sub-correction, fine adjustment can be performed by adding a sub-correction amount β' to the first nonlinearly-processed signal K resulting from the process performed by the main circuit 3.

 Fig. 8B shows a linear broken line segment AJC representing the sub-correction
25 amount to be added to the first nonlinearly-processed signal in the second folded interval.

The horizontal axis x represents the input signal, and the vertical axis y represents the sub-correction amount. Note that the start point A of the horizontal axis x is set to 0, and the end point C thereof is set to $X(=X_2 - X_1)$.

The midpoint B ($X/2, 0$) of the horizontal axis x is the subsetting point B shown in Fig. 8A. Here, a description is made assuming that the correction value addition direction read from the assistant register circuit 7 is the minus direction and that the maximum gain correction amount read therefrom is β . The sub-correction amount is the maximum at the point O placed β apart from the subsetting point B in the minus direction, and decreases toward the start point A or end point C of the interval.

When the maximum gain correction amount at the point O which is placed β apart from this subsetting point B is denoted by $Y\beta/X$, the gradient of the sub-correction amount on the left side AJ of the point O shown in Fig. 8B is $2\beta Y/(X-2\beta)$.

Accordingly, the sub-correction amount β' in the case where the nonlinear signal X_2' is inputted, is $2\beta Y/(X-2\beta) * X_2'$. By adding this sub-correction amount β' to the first nonlinearly-processed signal K ($Y_2' - Y_0$) resulting from the process performed by the main circuit 3, a secondary nonlinearly-processed signal L resulting from the fine adjustment performed by the assistant circuit 4 can be obtained. This secondary linearly-processed signal L is outputted as the final nonlinearly-processed signal of the nonlinear process circuit 1 from a signal output terminal 18.

Next, a method of calculating a sub-correction amount in the case where a nonlinear signal X_2'' as shown in Fig. 7 is inputted from the nonlinear circuit 2 into the nonlinear process circuit 1 is described.

The gradient JC of the correction amount on the right side of the point O shown in Fig. 8B ($X/2 - \beta < x < X$) is $-2\beta Y/\{X(X+2\beta)\}$. A point P, being a vertex of a dotted line obtained

by extending the straight line JC on right side shown in Fig. 8B to the left side and vertical axis, is $2\beta Y/(X+2\beta)$. When sub-correction is y and input signal is x , the line JC is

$$y = -2\beta Y/\{X(X+2\beta)\}x + 2\beta Y/(X+2\beta).$$

Accordingly, the subcorrection amount β'' in the case where the nonlinear signal $X2''$ is input $2\beta Y/\{X(X+2\beta)\} * X2'' + 2\beta Y/(X+2\beta)$. By adding this sub-correction amount β'' to the first nonlinearly-processed signal $M(Y''-Y_0)$ resulting from the process performed by the main circuit 3, a secondary nonlinearly-processed signal resulting from the fine adjustment performed by the assistant circuit 4 can be obtained. The secondary nonlinearly-processed signal N is outputted as the final nonlinearly-processed signal of the nonlinear process circuit 1 from a signal output terminal 18.

Recapitulating the second embodiment, in a folded interval, an input signal x can fall within one of two intervals, i.e., the first half (1) of the folded interval or the second half (2) of the folded interval.

In the first half (1) of the folded interval:

$$(1) \quad 0 \leq x \leq \frac{x}{2} - \beta$$

$$\text{on } AJ : y_1 = \frac{Y}{X-2\beta} x$$

$$\text{on } AB : y_2 = \frac{Y}{X} x$$

Fig. 8A

$$\begin{aligned} \text{on } AJ : y &= y_1 - y_2 = \beta' = \\ &= \frac{2\beta Y}{X-2\beta} \cdot x \end{aligned}$$

Fig. 8B

In the second half (2) of the folded interval:

$$(2) \quad \frac{x}{2} - \beta < x \leq X$$

$$\begin{aligned} \text{on } JD : y_3 &= \frac{Y}{X+2\beta}x + \frac{2\beta Y}{X+2\beta} \\ \text{on } BC : y_4 &= \frac{Y}{X}x \end{aligned} \quad \text{Fig. 8A}$$

$$\begin{aligned} \text{on } JD : y &= y_3 - y_4 = \beta'' = \\ &= -\frac{2\beta Y}{X(X+2\beta)}x + \frac{2\beta Y}{X+2\beta} \end{aligned} \quad \text{Fig. 8B}$$

Similar to the first embodiment, in the second embodiment the main circuit 3 has used the relatively rough first approximate linear γ characteristic having four folded intervals. The assistant circuit 4 divides one folded interval into two intervals at the maximum point of the interval as a boundary. Therefore, the nonlinear process circuit 1 finally performs a nonlinear process based on the approximate linear γ characteristic having eight intervals as shown in Fig. 7.

The point at which the assistant circuit 4 divides one folded interval is not the midpoint B of the folded interval for the main circuit 3 but the point shifted from the subsetting point B by an amount corresponding to the maximum gain correction value. Thus, in the approximate linear γ characteristic for the nonlinear process circuit according to the second embodiment, the maximum point J at which the division is performed can be arbitrarily set. Therefore, since the approximate linear γ characteristic can be formed more smoothly, a nonlinear process which is more approximate to the γ characteristic can be performed.

Incidentally, an approximate linear γ characteristic having eight intervals has been used in the above embodiments. However, the effect of the present invention can be obtained

not only in the above case but also in the case where the number of intervals is less than or greater than eight.

As the number of intervals of the approximate linear γ characteristic is increased, the circuit size can be reduced effectively because the number of required main process circuits is increased.

In addition, the present invention includes a method by which the non-linear conversion is implemented, as above described. According to this aspect of the present invention, there is provided a method for performing a nonlinear transformation of a nonlinear input signal, comprising (a) forming the nonlinear input signal into a first nonlinearly-processed signal using a first function which has an approximate linear characteristic divided into a plurality of intervals; and (b) converting the first nonlinearly-processed signal into a second nonlinearly-processed signal using a second function wherein plural of the intervals have an approximate linear characteristic divided into two interconnected line segments.

In the present method, step (a) preferably includes determining a particular interval in which the nonlinear input signal falls; forming the nonlinear input signal into a plurality of first processed signals for respective of the intervals; multiplying the first processed signals by predetermined coefficients to form second processed signals; and adding the second processed signals to form the first nonlinearly-processed signal.

In the present method, step (b) preferably includes adding a correction value derived using the second function to the first nonlinearly-processed signal.

In the present method, according to one embodiment step (b) preferably includes reading from a memory, which stores gain correction amounts for respective of the approximate linear characteristic of the plurality of intervals of the first function, a stored gain correction amount corresponding to the approximate linear characteristic of said

particular interval; and forming the second function by adding to a midpoint of said particular interval the read gain correction amount to set a point at which the second function in the particular interval has a maximum gain over the first function in the particular interval.

In the present method, according to another embodiment step (b) preferably includes
5 reading from a memory, which stores gain correction amounts and respective correction directions for respective of the approximate linear characteristic of the plurality of intervals of the first function, a stored gain correction amount and correction direction corresponding to the approximate linear characteristic of said particular interval; and forming the second function by adding to a midpoint of said particular interval the read gain correction amount in
10 the read correction direction to set a point at which the second function in the particular interval has a maximum gain over the first function in the particular interval.

According to the present invention, the method uses first second functions which define a γ characteristic for processing a nonlinear image signal.

This invention conveniently may be implemented using a conventional general
15 purpose computer or micro processor programmed according to the teachings of the present invention, as will be apparent to those skilled in the computer art. Appropriate software can readily be prepared by programmers of ordinary skill based on the teachings of the present disclosure, as will be apparent to those skilled in the software art. Specifically, all of the equations may be implemented by suitably selected computer hardware and software.

20 As disclosed in U.S. Patent No. 6,546,067 which is incorporated by reference herein, a computer may implement the method of the present invention, wherein the computer houses a motherboard which contains a CPU, memory (e.g., DRAM, ROM, EPROM, EEPROM, SRAM, SDRAM, and Flash RAM), and other optical special purpose logic devices (e.g., ASICS) or configurable logic devices (e.g., GAL and reprogrammable FPGA). The
25 computer also includes plural input devices, (e.g., keyboard and mouse), and a display card

for controlling a monitor. Additionally, the computer may include a floppy disk drive; other removable media devices (e.g. compact disc, tape, and removable magneto optical media); and a hard disk or other fixed high density media drives, connected using an appropriate device bus (e.g., a SCSI bus, an Enhanced IDE bus, or an Ultra-DMA bus). The computer
5 may also include a compact disc reader, a compact disc reader/writer unit, or a compact disc jukebox, which may be connected to the same device bus or to another device bus.

As stated above, the system includes at least one computer readable medium.

Examples of computer readable media are compact discs, hard disks, floppy disks, tape, magneto optical disks, PROMS (e.g., EPROM, EEPROM, Flash EPROM), DRAM, SRAM,
10 SDRAM, etc. Stored on any one or on a combination of computer readable media, the present invention includes software for controlling both the hardware of the computer and for enabling the computer to interact with a human user. Such software may include, but is not limited to, device drivers, operating systems and user applications, such as development tools. Computer program products of the present invention include any computer
15 programmed to perform the method of the invention as well as any computer readable medium which stores computer instructions (e.g., computer code devices) which when executed by a computer cause the computer to perform the method of the present invention.

The computer code devices of the present invention can be any interpreted or executable code mechanism, including but not limited to, scripts, interpreters, dynamic link libraries, Java
20 classes, and complete executable programs. Moreover, parts of the processing of the present invention may be distributed for better performance, reliability, and/or cost. For example, processing in regard to the first function may be performed on a first computer and processing in regard to the second function may be performed on a second computer and the results combined.

The invention may also be implemented by the preparation of application specific integrated circuits (ASICs) or by interconnecting an appropriate network of conventional component circuits, as will be readily apparent to those skilled in the art.

The computer program product of the present invention stores instructions which
5 when executed by a computer causes the computer to implement a method for performing a nonlinear transformation of a nonlinear input signal, the method including (a) forming the nonlinear input signal into a first nonlinearly-processed signal using a first function which has an approximate linear characteristic divided into a plurality of intervals; and b) converting
10 the first nonlinearly-processed signal into a second nonlinearly-processed signal using a second function wherein plural of the intervals have an approximate linear characteristic divided into two interconnected line segments.

In the computer program product of the present invention, in a preferred embodiment step (a) includes determining a particular interval in which the nonlinear input signal falls; forming the nonlinear input signal into a plurality of first processed signals for respective of
15 the intervals; multiplying the first processed signals by predetermined coefficients to form second processed signals; and adding the second processed signals to form the first nonlinearly-processed signal.

In the computer program product of the present invention, in a preferred embodiment step (b) includes adding a correction value derived using the second function to the first
20 nonlinearly-processed signal.

In the computer program product of the present invention, in a preferred embodiment step (b) includes reading from a memory, which stores gain correction amounts for respective of the approximate linear characteristic of the plurality of intervals of the first function, a stored gain correction amount corresponding to the approximate linear characteristic of said
25 particular interval; and forming the second function by adding to a midpoint of said particular

interval the read gain correction amount to set a point at which the second function in the particular interval has a maximum gain over the first function in the particular interval.

In the computer program product of the present invention, in a preferred embodiment step (b) includes reading from a memory, which stores gain correction amounts and
5 respective correction directions for respective of the approximate linear characteristic of the plurality of intervals of the first function, a stored gain correction amount and correction direction corresponding to the approximate linear characteristic of said particular interval; and forming the second function by adding to a midpoint of said particular interval the read
10 gain correction amount in the read correction direction to set a point at which the second function in the particular interval has a maximum gain over the first function in the particular interval.

In the computer program product of the present invention, in a preferred embodiment the method includes using first and second functions which define a γ characteristic for processing a nonlinear image signal.

15 Furthermore, although first and embodiments are separately described, the present invention includes implementations where the two embodiments are combined, for example, where the correction in one folded interval is implemented according to the first embodiment, and a correction in a different folded interval is implemented in a second folded interval. Furthermore, according to the present invention, both positive and negative gain correction
20 amounts and directions may be stored, read and utilized in the formation of the second correction function.

Numerous modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that, within the scope of the appended claims, the present invention can be practiced in a manner other than as specifically described
25 herein.